

TITLE

**METHOD OF DRIVING 3-ELECTRODE PLASMA DISPLAY
APPARATUS TO MINIMIZE ADDRESSING POWER**

CLAIM OF PRIORITY

[0001] This application makes reference to, incorporates the same herein, and claims all benefits accruing under 35 U.S.C. §119 from my application entitled *METHOD OF DRIVING 3-ELECTRODE PLASMA DISPLAY APPARATUS TO MINIMIZE ADDRESSING POWER* filed with the Korean Industrial Property Office on July 12, 2002 and there duly assigned Serial No. 2002-40666.

BACKGROUND OF THE INVENTION

Technical Field

[0002] The present invention relates to method of driving a flat display apparatus, and more particularly, to a method of driving a 3-electrode plasma display apparatus.

Related Art

[0003] Flat display panels have been becoming more and more popular as display devices. The combination of the thin depth and large display area has proven to be appealing to consumers. Efforts are being made to improve picture quality and reduce power demands associated with flat display panels.

1 **[0004]** An exemplar of a recent effort in the art is disclosed, for example, in U.S. Patent No.
2 5,541,618 for *METHOD AND A CIRCUIT FOR GRADATIONALLY DRIVING A FLAT DISPLAY*
3 *DEVICE* issued on 30 July 1996 to Shinoda.

4 **[0005]** In a structure of a surface discharge type 3-electrode plasma display panel, address
5 electrode lines are formed on a front surface of a rear glass substrate of the panel in a
6 predetermined pattern. A rear dielectric layer is formed on the front surface of the rear glass
7 substrate. Partition walls are formed on the front surface of the rear dielectric layer to be parallel
8 to the address electrode lines. These partition walls define the discharge areas of respective
9 display cells and serve to prevent cross talk between display cells. Phosphor layers are formed
10 between partition walls. A driving method adapted to such a plasma display panel is to
11 sequentially perform initialization, addressing, and display-sustaining. Unfortunately, as a result
12 of using this driving method, in each subfield an address period increases and a display-sustaining
13 period decreases, and, as a result, the problem is that the brightness of light emitted from the
14 plasma display panel decreases.

15 **[0006]** In some driving methods, a large addressing power is generated for video data having
16 a large sum of data variations between lines and a large sum of data variations between cells, and
17 a large addressing power is generated for video data having a large number of display cells to be
18 turned on and a large number of display cells to be turned off in adjacency of the respective display
19 cells to be turned on. In the above-described driving methods and others, unnecessary addressing

1 power is generated because of the fact that the characteristics of video data are not taken into
2 consideration.

3 SUMMARY OF THE INVENTION

4 **[0007]** The present invention provides a method of driving a 3-electrode plasma display
5 apparatus, through which generation of unnecessary addressing power is prevented by adaptively
6 reflecting the characteristics of video data.

7 **[0008]** According to an aspect of the present invention, there is provided a method of driving
8 a 3-electrode plasma display apparatus including a 3-electrode plasma display panel, a video
9 processor, a controller, an address driver, an X-driver, a Y-driver, and a power recovery circuit.

10 In the 3-electrode plasma display panel, X-electrode lines and Y-electrode lines are alternately
11 arranged in parallel on the rear surface of a front transparent substrate so as to form XY-electrode
12 line pairs, and address electrode lines are arranged on the front surface of a rear transparent
13 substrate to cross the XY-electrode line pairs. The intersections between the XY-electrode line
14 pairs and the address electrode lines define display cells. The video processor converts an external
15 analog video signal into a digital signal to generate an internal video signal. The controller
16 generates drive control signals in response to the internal video signal from the video processor.
17 The address driver processes an address signal output from the controller to generate display data
18 signals and applies the display data signals to the address electrode lines. The X-driver processes
19 an X-drive control signal output from the controller and applies the result of processing to the
20 X-electrode lines. The Y-driver processes a Y-drive control signal output from the controller and

1 applies the result of processing to the Y-electrode lines. The power recovery circuit is included
2 in the address driver. The power recovery circuit collects charges unnecessarily remaining in the
3 display cells at the end of application of the display data signals and applies the collected charges
4 to the display cells at the start of application of the display data signals. The operation or
5 non-operation of the power recovery circuit is controlled in accordance with the display data
6 signals applied to the address electrode lines.

7 **[0009]** According to the method of the present invention, the operation or non-operation of the
8 power recovery circuit is controlled in accordance with the display data signals applied to the
9 address electrode lines so that the characteristics of video data are adaptively reflected.
10 Consequently, generation of unnecessary addressing power can be prevented.

11 **[0010]** In accordance with the principles of the present invention, as embodied and broadly
12 described, the present invention provides a method of driving a 3-electrode plasma display
13 apparatus, the method comprising: converting an external analog video signal into a digital signal
14 to generate an internal video signal; generating drive control signals at a controller in response to
15 the internal video signal; processing an X-drive control signal output from the controller and
16 applying the result of said processing of the X-drive control signal to X-electrode lines; processing
17 a Y-drive control signal output from the controller and applying the result of said processing of
18 the Y-drive control signal to Y-electrode lines; processing an address signal at an address driver
19 to generate display data signals and applying the display data signals to address electrode lines, the
20 address signal being output from the controller, the apparatus including a 3-electrode plasma

1 display panel, with the panel including the X-electrode lines, Y-electrode lines, and address
2 electrode lines, the X-electrode lines and Y-electrode lines being alternately arranged in parallel
3 on a rear surface of a front transparent substrate to form XY-electrode line pairs, the address
4 electrode lines being arranged on a front surface of a rear transparent substrate to cross the XY-
5 electrode line pairs, with intersections of the XY-electrode line pairs and the address electrode
6 lines defining display cells; collecting excess charges remaining in the display cells when said
7 applying of the display data signals ends, said collecting being performed by a power recovery
8 circuit included in the address driver; applying the collected charges to the display cells when said
9 applying of the display data signals starts; and controlling operation and non-operation of the
10 power recovery circuit in dependence upon said applying of the display data signals to the address
11 electrode lines.

12 **[0011]** The present invention is more specifically described in the following paragraphs by
13 reference to the drawings attached only by way of example. Other advantages and features will
14 become apparent from the following description and from the claims.

15 **BRIEF DESCRIPTION OF THE DRAWINGS**

16 **[0012]** A more complete appreciation of the invention, and many of the attendant advantages
17 thereof, will be readily apparent as the same becomes better understood by reference to the
18 following detailed description when considered in conjunction with the accompanying drawings
19 in which like reference symbols indicate the same or similar components, wherein:

1 **[0013]** FIG. 1 is a perspective view of the inner structure of a surface discharge type 3-electrode
2 plasma display panel;

3 **[0014]** FIG. 2 is a cross-section of an example of a display cell of the 3-electrode plasma display
4 panel shown in FIG. 1;

5 **[0015]** FIG. 3 is a timing chart illustrating an address-display separation driving method with
6 respect to Y-electrode lines of the 3-electrode plasma display panel shown in FIG. 1;

7 **[0016]** FIG. 4 is a timing chart illustrating an address-while-display driving method with respect
8 to the Y-electrode lines of the 3-electrode plasma display panel shown in FIG. 1;

9 **[0017]** FIG. 5 is a block diagram of a driving apparatus for the 3-electrode plasma display panel
10 shown in FIG. 1;

11 **[0018]** FIG. 6 is diagram showing a power recovery circuit included in the address driver shown
12 in FIG. 5;

13 **[0019]** FIG. 7 is a diagram showing an example of the logic state of the display data of a first
14 XY-electrode line pair to be scanned first and the display data of a second XY-electrode line pair
15 to be scanned next;

16 **[0020]** FIG. 8A is a diagram showing the waveform of display data applied to a first green
17 address electrode line shown in FIG. 7 when the power recovery circuit shown in FIG. 6 operates,
18 in accordance with a first driving method;

19 **[0021]** FIG. 8B is a diagram showing the waveform of display data applied to the first green
20 address electrode line shown in FIG. 7 when the power recovery circuit shown in FIG. 6 does not
21 operate, in accordance with a second driving method;

1 **[0022]** FIG. 9 is a graph showing an addressing power versus an address load factor when the
2 power recovery circuit shown in FIG. 6 does not operate, in accordance with the second driving
3 method reflected in FIG. 8B;

4 **[0023]** FIG. 10 is a graph showing an addressing power versus an address load factor when the
5 power recovery circuit shown in FIG. 6 operates, in accordance with the first driving method
6 reflected in FIG. 8A;

7 **[0024]** FIG. 11A is a diagram showing capacitance determining a consumed power when the
8 power recovery circuit shown in FIG. 6 operates and red light is emitted;

9 **[0025]** FIG. 11B is a diagram showing capacitance determining a consumed power when the
10 power recovery circuit shown in FIG. 6 operates and magenta light is emitted;

11 **[0026]** FIG. 11C is a diagram showing capacitance determining a consumed power when the
12 power recovery circuit shown in FIG. 6 operates and white light is emitted;

13 **[0027]** FIG. 12A is a first diagram showing an example of the logic state of the display data of
14 a first XY-electrode line pair to be scanned first and the display data of a second XY-electrode line
15 pair to be scanned next;

16 **[0028]** FIG. 12B is a second diagram showing an example of the logic state of the display data
17 of a first XY-electrode line pair to be scanned first and the display data of a second XY-electrode
18 line pair to be scanned next;

19 **[0029]** FIG. 12C is a third diagram showing an example of the logic state of the display data of
20 a first XY-electrode line pair to be scanned first and the display data of a second XY-electrode line
21 pair to be scanned next;

1 **[0030]** FIG. 12D is a fourth diagram showing an example of the logic state of the display data
2 of a first XY-electrode line pair to be scanned first and the display data of a second XY-electrode
3 line pair to be scanned next;

4 **[0031]** FIG. 12E is a fifth diagram showing an example of the logic state of the display data of
5 a first XY-electrode line pair to be scanned first and the display data of a second XY-electrode line
6 pair to be scanned next;

7 **[0032]** FIG. 12F is a sixth diagram showing an example of the logic state of the display data of
8 a first XY-electrode line pair to be scanned first and the display data of a second XY-electrode line
9 pair to be scanned next; and

10 **[0033]** FIG. 13 is a graph showing an addressing power versus an address load factor by which
11 the operation or non-operation of the power recovery circuit 63b shown in FIG. 6 is controlled in
12 accordance with a driving method of the present invention.

13 **DESCRIPTION OF BEST MODE OF CARRYING OUT THE INVENTION**

14 **[0034]** While the present invention will be described more fully hereinafter with reference to
15 the accompanying drawings, in which details of the present invention are shown, it is to be
16 understood at the outset of the description which follows that persons of skill in the appropriate
17 arts may modify the invention here described while still achieving the favorable results of this
18 invention. Accordingly, the description of the best mode contemplated of carrying out the
19 invention, which follows, is to be understood as being a broad, teaching disclosure directed to
20 persons of skill in the appropriate arts, and not as limiting upon the present invention.

[0035] Illustrative embodiments of the best mode of carrying out the invention are described below. In the interest of clarity, not all features of an actual implementation are described. In the following description, well-known functions, constructions, and configurations are not described in detail since they could obscure the invention with unnecessary detail. It will be appreciated that in the development of any actual embodiment numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill having the benefit of this disclosure.

[0036] FIG. 1 is a perspective view of the inner structure of a surface discharge type 3-electrode plasma display panel. FIG. 2 is a cross-section of an example of a display cell of the 3-electrode plasma display panel shown in FIG. 1.

[0037] Referring to FIGS. 1 and 2, address electrode lines A_{R1} , A_{R2} , ..., A_{Gm} , A_{Bm} , dielectric layers 11 and 15, Y-electrode lines Y_1 , ..., Y_n , X-electrode lines X_1 , ..., X_n , phosphor layers 16, partition walls 17, and a magnesium oxide (MgO) layer 12 as a protective layer are provided between front and rear glass substrates 10 and 13 of a general surface discharge type 3-electrode plasma display panel 1.

[0038] The address electrode lines A_{R1} through A_{Bm} are formed on the front surface of the rear

1 glass substrate 13 in a predetermined pattern. A rear dielectric layer 15 is formed on the front
2 surface of the rear glass substrate 13 having the address electrode lines A_{R1} through A_{Bm} . The
3 partition walls 17 are formed on the front surface of the rear dielectric layer 15 to be parallel to the
4 address electrode lines A_{R1} through A_{Bm} . These partition walls 17 define the discharge areas of
5 respective display cells and serve to prevent cross talk between display cells. The phosphor layers
6 16 are formed between partition walls 17.

7 **[0039]** The X-electrode lines X_1 through X_n and the Y-electrode lines Y_1 through Y_n are formed
8 on the rear surface of the front glass substrate 10 in a predetermined pattern to be orthogonal to
9 the address electrode lines A_{R1} through A_{Bm} . The respective intersections define display cells.
10 Each of the X-electrode lines X_1 through X_n is composed of a transparent electrode line X_{na} (FIG.
11 2) formed of a transparent conductive material, e.g., indium tin oxide (ITO), and a metal electrode
12 line X_{nb} (FIG. 2) for increasing conductivity. Each of the Y-electrode lines Y_1 through Y_n is
13 composed of a transparent electrode line Y_{na} (FIG. 2) formed of a transparent conductive material,
14 e.g., ITO, and a metal electrode line Y_{nb} (FIG. 2) for increasing conductivity. A front dielectric
15 layer 11 is deposited on the rear surface of the front glass substrate 10 having the X-electrode lines
16 X_1 through X_n and the Y-electrode lines Y_1 through Y_n . The protective layer 12, e.g., a MgO layer,
17 for protecting the panel 1 against a strong electrical field is deposited on the entire rear surface of
18 the front dielectric layer 11. A gas for forming plasma is hermetically sealed in a discharge space
19 14.

1 **[0040]** A driving method generally adapted to such a plasma display panel as described above
2 is to sequentially perform an initialization step, an address step and a display-sustaining step in a
3 unit subfield. In the initialization step, charges in display cells to be driven are uniform. In the
4 address step, the charge state of display cell to be turned on and the charge state of display cells
5 to be turned off are determined. In the display-sustaining step, display cells to be turned on
6 perform display discharge. Here, since a plurality of unit subfields are included in a unit frame,
7 a desired grayscale can be displayed by adjusting the duration of the display-sustaining period of
8 each subfield.

9 **[0041]** FIG. 3 is a timing chart illustrating an address-display separation driving method with
10 respect to Y-electrode lines of the 3-electrode plasma display panel shown in FIG. 1. FIG. 3 shows
11 an address-display separation driving method with respect to Y-electrode lines of the 3-electrode
12 plasma display panel shown in FIG. 1. The U.S. Patent No. 5,541,618 issued to Shinoda includes
13 some information.

14 **[0042]** Referring to FIG. 3, to realize time-division grayscale display, a unit frame is divided
15 into 8 subfields SF1 through SF8. In addition, the individual subfields SF1 through SF8 are
16 composed of address periods A1 through A8, respectively, and display-sustaining periods S1
17 through S8, respectively.

18 **[0043]** During each of the address periods A1 through A8, display data signals are applied to

the address electrode lines A_{R1} through A_{Bm} of FIG. 1, and simultaneously, a scan pulse is sequentially applied to the Y-electrode lines Y_1 through Y_n . If a high-level display data signal is applied to some of the address electrode lines A_{R1} through A_{Bm} while the scan pulse is applied, wall charges are induced from address discharge only in relevant display cells.

[0044] During each of the display-sustaining periods S1 through S8, a display discharge pulse is alternately applied to the Y-electrode lines Y_1 through Y_n and the X-electrode lines X_1 through X_n , thereby provoking display discharge in display cells in which wall charges are induced during each of the address periods A1 through A8. Accordingly, the brightness of a plasma display panel is proportional to a total length of the display-sustaining periods S1 through S8 in a unit frame. The total length of the display-sustaining periods S1 through S8 in a unit frame is 255T (T is a unit time). Accordingly, including a case where the unit frame is not displayed, 256 grayscales can be displayed.

[0045] Here, the display-sustaining period S1 of the first subfield SF1 is set to a time 1T corresponding to 2^0 . The display-sustaining period S2 of the second subfield SF2 is set to a time 2T corresponding to 2^1 . The display-sustaining period S3 of the third subfield SF3 is set to a time 4T corresponding to 2^2 . The display-sustaining period S4 of the fourth subfield SF4 is set to a time 8T corresponding to 2^3 . The display-sustaining period S5 of the fifth subfield SF5 is set to a time 16T corresponding to 2^4 . The display-sustaining period S6 of the sixth subfield SF6 is set to a time 32T corresponding to 2^5 . The display-sustaining period S7 of the seventh subfield SF7 is set to

a time $64T$ corresponding to 2^6 . The display-sustaining period $S8$ of the eighth subfield $SF8$ is set to a time $128T$ corresponding to 2^7 . Accordingly, if a subfield to be displayed is appropriately selected from among 8 subfields, a total of 256 grayscales including a gray level of zero at which display is not performed in any subfield can be displayed.

[0046] According to the above-described address-display separation display method, the time domains of the respective subfields $SF1$ through $SF8$ are separated, so the time domains of respective address periods of the subfields $SF1$ through $SF8$ are separated, and the time domains of respective display-sustaining periods of the subfields $SF1$ through $SF8$ are separated. Accordingly, during an address period, an XY-electrode line pair is kept waiting after being addressed until all of the other XY-electrode line pairs are addressed. Consequently, in each subfield, an address period increases, and a display-sustaining period decreases. As a result, the brightness of light emitted from a plasma display panel decreases. A method proposed for overcoming this problem is an address-while-display driving method as shown in FIG. 4.

[0047] FIG. 4 is a timing chart illustrating an address-while-display driving method with respect to the Y-electrode lines of the 3-electrode plasma display panel shown in FIG. 1. Referring to FIG. 4, to realize time-division grayscale display, a unit frame is divided into 8 subfields SF_1 through SF_8 . Here, the subfields SF_1 through SF_8 overlap with respect to the Y-electrode lines Y_1 through Y_n and constitute a unit frame. Since all of the subfields SF_1 through SF_8 exist at any time point, address time slots are set among display discharge pulses in order to perform each address step.

[0048] In each of the subfields SF_1 through SF_8 , a reset step, address step, and display-sustaining step are performed. A time allocated to each of the subfields SF_1 through SF_8 depends on a display discharge time corresponding to a grayscale. For example, when displaying 256 grayscales with 8-bit video data in units of frames, if a unit frame (usually, 1/60 second) is composed of 256 unit times, the first subfield SF_1 driven according to video data of the least significant bit has 1 (2^0) unit time, the second subfield SF_2 has 2 (2^1) unit times, the third subfield SF_3 has 4 (2^2) unit times, the fourth subfield SF_4 has 8 (2^3) unit times, the fifth subfield SF_5 has 16 (2^4) unit times, the sixth subfield SF_6 has 32 (2^5) unit times, the seventh subfield SF_7 has 64 (2^6) unit times, and the eighth subfield SF_8 driven according to video data of the most significant bit has 128 (2^7) unit times. Since the sum of unit times allocated to the subfields SF_1 through SF_8 is 255, 255 grayscale display can be accomplished. If a grayscale having no display discharge in any subfield is included, 256 grayscale display can be accomplished.

[0049] FIG. 5 is a block diagram of a driving apparatus for the 3-electrode plasma display panel shown in FIG. 1. Referring to FIG. 5, the driving apparatus for the 3-electrode plasma display panel 1 includes a video processor 66, a logic controller 62, an address driver 63, an X-driver 64, and a Y-driver 65. The video processor 66 converts an external analog video signal into a digital signal to generate an internal video signal composed of, for example, 8-bit red (R) video data, 8-bit green (G) video data, 8-bit blue (B) video data, a clock signal, a horizontal synchronizing signal, and a vertical synchronizing signal. The logic controller 62 generates drive control signals S_A , S_Y , and S_X in response to the internal video signal from the video processor 66. The address driver

63 processes the address signal S_A among the drive control signals S_A , S_Y , and S_X output from the logic controller 62 to generate display data signals and applies the display data signals to address electrode lines (A_{R1} through A_{Bm} in FIG. 1). The X-driver 64 processes the X-drive control signal S_X among the drive control signals S_A , S_Y , and S_X output from the logic controller 62 and applies the result of processing to X-electrode lines. The Y-driver 65 processes the Y-drive control signal S_Y among the drive control signals S_A , S_Y , and S_X output from the logic controller 62 and applies the result of processing to Y-electrode lines.

[0050] FIG. 6 is diagram showing a power recovery circuit included in the address driver shown in FIG. 5. FIG. 6 shows a power recovery circuit 63b included in the address driver 63 shown in FIG. 5. Referring to FIGS. 1, 5, and 6, an address driving circuit 63a included in the address driver 63 processes the address signal S_A among the drive control signals S_A , S_Y , and S_X output from the logic controller 62 to generate display data signals S_{AR1} , S_{AG1} , ..., S_{AGm} , S_{ABm} and applies the display data signals S_{AR1} through S_{ABm} to address electrode lines A_{R1} through A_{Bm} . A power supply voltage V_A , i.e., an addressing voltage, of the address driving circuit 63a is controlled by the operation of the power recovery circuit 63b to collect unnecessary residual charges from display cells in the 3-electrode plasma display panel 1 at the end of application of the display data signals S_{AR1} through S_{ABm} and apply the collected charges to display cells at the start of application of the display data signals S_{AR1} through S_{ABm} . The inductance of a resonance coil L_{PR} in the power recovery circuit 63b is set such as to allow resonance to be performed on an average operating capacitance of the 3-electrode plasma display panel 1. The following description concerns the step-by-step operation

of the power recovery circuit 63b.

[0051] When the application of the display data signals S_{AR1} through S_{ABm} ends, only a second switch S2 is turned on, and thus charges unnecessarily remaining in display cells in the 3-electrode plasma display panel 1 are collected in a charge/discharge capacitor C_{PR} through a power supply voltage input terminal V_{pp} of the address driving circuit 63a, the resonance coil L_{PR} , and the second switch S2.

[0052] Next, only a fourth switch S4 is turned on, and thus the power supply voltage V_A of the address driving circuit 63a becomes a ground voltage. Next, when the application of the display data signals S_{AR1} through S_{ABm} starts, only a first switch S1 is turned on, and thus the charges collected in the charge/discharge capacitor C_{PR} are applied to display cells of the 3-electrode plasma display panel 1 through the first switch S1, the resonance coil L_{PR} , and the power supply voltage input terminal V_{pp} of the address driving circuit 63a. Next, only a third switch S3 is turned on, and thus the power supply voltage V_A is applied to the address driving circuit 63a, and the display data signals S_{AR1} through S_{ABm} are applied.

[0053] The above-described steps are periodically repeated in synchronization with a periodical and sequential scanning of each XY-electrode line pair.

[0054] FIG. 7 is a diagram showing an example of the logic state of the display data of a first

1 XY-electrode line pair to be scanned first and the display data of a second XY-electrode line pair
2 to be scanned next. FIG. 7 shows an example of the logic state of the display data of a first
3 XY-electrode line pair X_1Y_1 to be scanned first and the display data of a second XY-electrode line
4 pair X_2Y_2 to be scanned next. In FIGS. 1 and 7, the same reference numerals denote an element
5 having the same function. Referring to FIG. 7, the data of a first green address electrode line A_{G1}
6 is in an ON state with respect to both first and second XY-electrode line pairs X_1Y_1 and X_2Y_2 .

7 **[0055]** FIG. 8A is a diagram showing the waveform of display data applied to a first green
8 address electrode line shown in FIG. 7 when the power recovery circuit shown in FIG. 6 operates,
9 in accordance with a first driving method. FIG. 8A shows the waveform of display data applied
10 to the first green address electrode line A_{G1} shown in FIG. 7 when the power recovery circuit 63b
11 shown in FIG. 6 operates, in accordance with the first driving method. Referring to FIG. 8A, when
12 the power recovery circuit 63b operates, intermittent pulses are applied even through there is no
13 change in the ON data.

14 **[0056]** FIG. 8B is a diagram showing the waveform of display data applied to the first green
15 address electrode line shown in FIG. 7 when the power recovery circuit shown in FIG. 6 does not
16 operate, in accordance with a second driving method. FIG. 8B shows the waveform of display data
17 applied to the first green address electrode line A_{G1} shown in FIG. 7 when the power recovery
18 circuit 63b shown in FIG. 6 does not operate, in accordance with the second driving method.
19 Referring to FIG. 8B, when the power recovery circuit 63b does not operate, continuous pulses are

applied since there is no change in the ON data.

[0057] FIG. 9 is a graph showing an addressing power versus an address load factor when the power recovery circuit shown in FIG. 6 does not operate, in accordance with the second driving method reflected in FIG. 8B. FIG. 9 is a graph showing an addressing power P_A versus an address load factor AL1 when the power recovery circuit 63b shown in FIG. 6 does not operate, in accordance with the second driving method reflected in FIG. 8B. Here, the address load factor AL1 is proportional to the sum of data variations between lines and the sum of data variations between cells, that is, data variations between display cells relevant to the data variations between lines and their adjacent display cells. In other words, referring to FIG. 9, it can be inferred that the addressing power P_A is proportional to the sum of the data variations between lines and the sum of the data variation between cells.

[0058] FIG. 10 is a graph showing an addressing power versus an address load factor when the power recovery circuit shown in FIG. 6 operates, in accordance with the first driving method reflected in FIG. 8A. FIG. 10 is a graph showing an addressing power P_A versus an address load factor AL2 when the power recovery circuit 63b shown in FIG. 6 operates, in accordance with the first driving method reflected in FIG. 8A. Here, the address load factor AL2 is proportional to the number of display cells to be turned on and the number of display cells to be turned off in adjacency of the respective display cells to be turned on. In other words, referring to FIG. 10, it

1 can be inferred that the address load factor AL2 is proportional to the number of display cells to
2 be turned on and the number of display cells to be turned off in adjacency of the respective display
3 cells to be turned on.

4 [0059] Accordingly, the driving method reflected in FIG. 8B has a problem in that a large
5 addressing power is generated for video data having a large sum of data variations between lines
6 and a large sum of data variations between cells. The driving method reflected in FIG. 8A has a
7 problem in that a large addressing power is generated for video data having a large number of
8 display cells to be turned on and a large number of display cells to be turned off in adjacency of
9 the respective display cells to be turned on.

10 [0060] Briefly, in the above-described driving methods, unnecessary addressing power is
11 generated because the characteristics of video data are not reflected.

12 [0061] Hereinafter, preferred embodiments of the present invention will be described in detail
13 with reference to the attached drawings. Referring to FIGS. 1, 5, and 6, the present invention
14 relates to a method of driving a 3-electrode plasma display apparatus including the 3-electrode
15 plasma display panel 1, the video processor 66, the logic controller 62, the address driver 63
16 including the power recovery circuit 63b, the X-driver 64, and the Y-driver 65.

17 [0062] In the 3-electrode plasma display panel 1, the X-electrode lines X_1 through X_n and the

Y-electrode lines Y_1 through Y_n are alternately arranged in parallel on the rear surface of the front glass substrate 10 so as to form XY-electrode line pairs X_1Y_1 through X_nY_n . The address electrode lines A_{R1} through A_{Bm} are arranged on the front surface of the rear glass substrate 13 to cross the XY-electrode line pairs X_1Y_1 through X_nY_n . The respective intersections define display cells.

[0063] The video processor 66 converts an external analog video signal into a digital signal to generate an internal video signal composed of, for example, 8-bit red (R) video data, 8-bit green (G) video data, 8-bit blue (B) video data, a clock signal, a horizontal synchronizing signal, and a vertical synchronizing signal. The logic controller 62 generates drive control signals S_A , S_Y , and S_X in response to the internal video signal from the video processor 66. The address driver 63 processes the address signal S_A among the drive control signals S_A , S_Y , and S_X output from the logic controller 62 to generate display data signals and applies the display data signals to the address electrode lines A_{R1} through A_{Bm} . The X-driver 64 processes the X-drive control signal S_X among the drive control signals S_A , S_Y , and S_X output from the logic controller 62 and applies the result of processing to X-electrode lines. The Y-driver 65 processes the Y-drive control signal S_Y among the drive control signals S_A , S_Y , and S_X output from the logic controller 62 and applies the result of processing to Y-electrode lines.

[0064] The power recovery circuit 63b collects charges unnecessarily remaining in display cells in the 3-electrode plasma display panel 1 at the end of application of display data signals S_{AR1} through S_{ABm} . In other words, the power recovery circuit 63b collects “excess charges” remaining

1 in display cells at the end of application of the display data signals. These “excess charges” are
2 charges remaining in display cells even though these charges are not immediately needed in those
3 display cells. Then the power recovery circuit 63b applies the collected charges to display cells
4 at the start of application of the display data signals S_{AR1} through S_{ABm} .

5 **[0065]** More specifically, a driving method fundamentally adapted to the 3-electrode plasma
6 display panel 1 is to sequentially perform an initialization step, an address step and a
7 display-sustaining step in a unit subfield. In the initialization step, charges in display cells to be
8 driven are uniform. In the address step, the charge state of display cell to be turned on and the
9 charge state of display cells to be turned off are determined. In the display-sustaining step, the
10 display cells to be turned on perform a display discharge. Here, the operation or non-operation of
11 the power recovery circuit 63b is controlled in accordance with the display data signals S_{AR1}
12 through S_{ABm} respectively applied to the address electrode lines A_{R1} through A_{Bm} in the address
13 step.

14 **[0066]** In a first embodiment of the present invention, under the condition that the operation or
15 non-operation of the power recovery circuit 63b is controlled for each subfield in accordance with
16 display data signals of the subfield, an addressing power during the non-operation of the power
17 recovery circuit 63b is predicted, and the power recovery circuit 63b is operated when the
18 addressing power exceeds a predetermined reference value.

[0067] The following description concerns a method of predicting the addressing power. Through this method, the operation or non-operation of the power recovery circuit 63b can be controlled for each subfield in accordance with the display data signals of the subfield, and the operation or non-operation of the power recovery circuit 63b can also be controlled for each frame composed of the subfields in accordance with display data signals of the frame.

[0068] With respect to each of the XY-electrode line pairs X_1Y_1 through X_nY_n of a subfield to be displayed, a data variation between display data of each XY-electrode line pair to be scanned and display data of another XY-electrode line pair to be scanned next, which is referred to as a line data variation, is obtained. Next, the sum $n3$ of line data variations is obtained with respect to all of the XY-electrode line pairs X_1Y_1 through X_nY_n of the subfield. Next, with respect to all of the XY-electrode line pairs X_1Y_1 through X_nY_n of the subfield, a data variation between display cells corresponding to the line data variation and their adjacent display cells, which is referred to as a cell data variation, is obtained.

[0069] FIG. 12A is a first diagram showing an example of the logic state of the display data of a first XY-electrode line pair to be scanned first and the display data of a second XY-electrode line pair to be scanned next. Referring to FIG. 12A, it can be seen that data changes in the three address electrode lines A_{G1} , A_{B1} , and A_{G2} , and thus three capacitances $3C_x$ acting on a consumed power are generated among the address electrode lines A_{G1} , A_{B1} , and A_{G2} and the second XY-electrode line pair X_2Y_2 . In other words, a line data variation is $3C_x$. Here, each of three

1 display cells corresponding to the line data variation has different data from its adjacent display
2 cells at both sides. Accordingly, it can be inferred that five capacitances $5C_a$ acting on the
3 consumed power are generated at both sides of each of the three display cells corresponding to the
4 line data variation. That is, a cell data variation is $5C_a$.

5 **[0070]** FIG. 12B is a second diagram showing an example of the logic state of the display data
6 of a first XY-electrode line pair to be scanned first and the display data of a second XY-electrode
7 line pair to be scanned next. Referring to FIG. 12B, it can be seen that data changes in the three
8 address electrode lines A_{G1} , A_{B1} , and A_{R2} , and thus three capacitances $3C_x$ acting on the consumed
9 power are generated among the address electrode lines A_{G1} , A_{B1} , and A_{R2} and the second
10 XY-electrode line pair X_2Y_2 . In other words, a line data variation is $3C_x$. Here, as for display cells
11 corresponding to the line data variation, two capacitances $2C_a$ acting on the consumed power are
12 generated at both sides of a display cell defined by the first green address electrode line A_{G1} and
13 the first XY-electrode line pair X_1Y_1 . The same address voltage V_A is applied to a display cell
14 defined by the first blue address electrode line A_{B1} and the second XY-electrode line pair X_2Y_2 and
15 a display cell defined by the second red address electrode line A_{R2} and the second XY-electrode
16 line pair X_2Y_2 , and thus two capacitances $2C_a$ acting on the consumed power are generated. That
17 is, a cell data variation is $4C_a$.

18 **[0071]** FIG. 12C is a third diagram showing an example of the logic state of the display data of
19 a first XY-electrode line pair to be scanned first and the display data of a second XY-electrode line

1 pair to be scanned next. Referring to FIG. 12C, it can be seen that data changes in the three
2 address electrode lines A_{G1} , A_{B1} , and A_{G2} , and thus three capacitances $3C_X$ acting on a consumed
3 power are generated among the address electrode lines A_{G1} , A_{B1} , and A_{G2} and the second
4 XY-electrode line pair X_2Y_2 . In other words, a line data variation is $3C_X$. Here, each of three
5 display cells corresponding to the line data variation has different data from its adjacent display
6 cells at both sides. Accordingly, it can be inferred that five capacitances $5C_a$ acting on the
7 consumed power are generated at both sides of each of the three display cells corresponding to the
8 line data variation. That is, a cell data variation is $5C_a$.

9 [0072] FIG. 12D is a fourth diagram showing an example of the logic state of the display data
10 of a first XY-electrode line pair to be scanned first and the display data of a second XY-electrode
11 line pair to be scanned next. Referring to FIG. 12D, it can be seen that data changes in the three
12 address electrode lines A_{G1} , A_{B1} , and A_{R2} , and thus three capacitances $3C_X$ acting on the consumed
13 power are generated among the address electrode lines A_{G1} , A_{B1} , and A_{R2} and the second
14 XY-electrode line pair X_2Y_2 . In other words, a line data variation is $3C_X$. Here, as for display cells
15 corresponding to the line data variation, two capacitances $2C_a$ acting on the consumed power are
16 generated at both sides of a display cell defined by the first green address electrode line A_{G1} and
17 the second XY-electrode line pair X_2Y_2 . The same address voltage V_A is applied to a display cell
18 defined by the first blue address electrode line A_{B1} and the first XY-electrode line pair X_1Y_1 and
19 a display cell defined by the second red address electrode line A_{R2} and the first XY-electrode line
20 pair X_1Y_1 , and thus two capacitances $2C_a$ acting on the consumed power are generated. That is,

1 a cell data variation is $4C_a$.

2 [0073] FIG. 12E is a fifth diagram showing an example of the logic state of the display data of
3 a first XY-electrode line pair to be scanned first and the display data of a second XY-electrode line
4 pair to be scanned next. Referring to FIG. 12E, it can be seen that data changes in the one address
5 electrode line A_{G1} , and thus one capacitance C_x acting on the consumed power is generated
6 between the address electrode line A_{G1} and the second XY-electrode line pair X_2Y_2 . In other
7 words, a line data variation is C_x . Here, as for display cells corresponding to the line data
8 variation, two capacitances $2C_a$ acting on the consumed power are generated at both sides of a
9 display cell defined by the first green address electrode line A_{G1} and the first XY-electrode line pair
10 X_1Y_1 . That is, a cell data variation is $2C_a$.

11 [0074] FIG. 12F is a sixth diagram showing an example of the logic state of the display data of
12 a first XY-electrode line pair to be scanned first and the display data of a second XY-electrode line
13 pair to be scanned next. Referring to FIG. 12F, it can be seen that data changes in the one address
14 electrode line A_{B1} , and thus one capacitance C_x acting on the consumed power is generated
15 between the address electrode line A_{B1} and the second XY-electrode line pair X_2Y_2 . In other
16 words, a line data variation is C_x . Here, as for display cells corresponding to the line data
17 variation, one capacitance C_a acting on the consumed power is generated on the left of a display
18 cell defined by the first blue address electrode line A_{B1} and the first XY-electrode line pair X_1Y_1 ,
19 and one capacitance C_a acting on the consumed power is generated on the right of a display cell

defined by the first blue address electrode line A_{B1} and the second XY-electrode line pair X_2Y_2 .

That is, a cell data variation is $2C_a$.

[0075] According to the method described above with reference to FIGS. 12A through 12F, a line data variation between display data of each XY-electrode line pair to be scanned and display data of another XY-electrode line pair to be scanned next is obtained. Next, with respect to all of the XY-electrode line pairs of the subfield, a cell data variation between display cells corresponding to the line data variation and their adjacent display cells is obtained.

[0076] Next, the sum $n4$ of cell data variations obtained with respect to all of the XY-electrode line pairs X_1Y_1 through X_nY_n of the subfield is obtained. Next, the sum $n3$ of line data variations and the sum $n4$ of cell data variations are added up to obtain a total of data variations in the subfield. Next, if the total data variation of the subfield exceeds a predetermined reference value, the power recovery circuit 63b is operated.

[0077] Here, when it is assumed that the sum of line data variations with respect to all of the XY-electrode line pairs of a subfield is $n3 \cdot C_x$, a coefficient of the sum $n3 \cdot C_x$ of line data variations is “a”, the sum of cell data variations with respect to all of the XY-electrode line pairs of the subfield is $n4 \cdot C_a$, and a coefficient of the sum $n4 \cdot C_a$ of cell data variations is “b”, an addressing power P_{ASN} in the subfield during non-operation of the power recovery circuit 63b can be calculated using Formula (1).

$$P_{ASN} = a \cdot n3 \cdot C_x + b \cdot n4 \cdot C_a \quad \dots(1)$$

[0078] FIG. 13 is a graph showing an addressing power versus an address load factor by which the operation or non-operation of the power recovery circuit 63b shown in FIG. 6 is controlled in accordance with a driving method of the present invention. FIG. 13 is a graph showing an addressing power P_A versus an address load factor AL by which the operation or non-operation of the power recovery circuit 63b shown in FIG. 6 is controlled in accordance with a driving method of the present invention. In FIG. 13, a first address load factor AL1 is proportional to the sum of line data variations and the sum of cell data variations. A second address load factor AL2 is proportional to the number of display cells to be turned on and the number of display cells to be turned off in adjacency of the display cells to be turned on. In other words, referring to FIG. 13, it can be inferred that the predetermined reference value in the first embodiment is the maximum value of the first address load factor AL1.

[0079] In the meantime, a line data variation is obtained as follows. Firstly, an exclusive OR operation is performed on the display data of an XY-electrode line pair to be scanned first and the display data of an XY-electrode line pair to be scanned next. Secondly, the number of 1s in data resulting from the exclusive OR operation is set as the line data variation.

[0080] Here, a cell data variation is obtained as follows. Firstly, an AND operation is performed on the display data of the XY-electrode line pair to be scanned first and the data resulting from the

1 exclusive OR operation to obtain a first variation data. Secondly, an AND operation is
2 performed on the display data of the XY-electrode line pair to be scanned next and the data
3 resulting from the exclusive OR operation to obtain a second variation data. Thirdly, the number
4 of bits of different data between the first variation data and the second variation data is obtained
5 and set as the cell data variation.

6 **[0081]** In a second embodiment of the present invention, under the condition that the operation
7 or non-operation of the power recovery circuit 63b is controlled for each subfield in accordance
8 with display data signals of the subfield, an addressing power during the operation of the power
9 recovery circuit 63b is predicted, and the power recovery circuit 63b is not operated when the
10 addressing power exceeds a predetermined reference value.

11 **[0082]** The following description concerns a method of predicting the addressing power.
12 Through this method, the operation or non-operation of the power recovery circuit 63b can be
13 controlled for each subfield in accordance with the display data signals of the subfield, and the
14 operation or non-operation of the power recovery circuit 63b can also be controlled for each frame
15 composed of the subfields in accordance with display data signals of the frame.

16 **[0083]** With respect to each of the XY-electrode line pairs X_1Y_1 through X_nY_n of a subfield to
17 be displayed, the number of display cells to be turned on is counted. Next, the number of display
18 cells to be turned off in adjacency of the display cells to be turned on is counted.

1 [0084] Referring to FIG. 11A, with respect to the first XY-electrode line pair X_1Y_1 , two display
2 cells are turned on by the two address electrode lines A_{R1} and A_{R2} . Thus, two capacitances $2C_X$
3 acting on a consumed power are generated among the two address electrode lines A_{R1} and A_{R2} and
4 the first XY-electrode line pair X_1Y_1 . With respect to the display cells to be turned on, one
5 capacitance C_a acting on the consumed power is generated on the right of the first red address
6 electrode line A_{R1} , and two capacitances $2C_a$ acting on the consumed power are generated at both
7 sides of the second red address electrode line A_{R2} . In other words, the number of display cells to
8 be turned off in adjacency of the display cells to be turned on is 3.

9 [0085] Referring to FIG. 11B, with respect to the first XY-electrode line pair X_1Y_1 , four display
10 cells are turned on by the four address electrode lines A_{R1} , A_{B1} , A_{R2} , and A_{B2} . Thus, four
11 capacitances $4C_X$ acting on a consumed power are generated among the four address electrode
12 lines A_{R1} , A_{B1} , A_{R2} , and A_{B2} and the first XY-electrode line pair X_1Y_1 . With respect to the display
13 cells to be turned on, one capacitance C_a acting on the consumed power is generated on the right
14 of the first red address electrode line A_{R1} , one capacitance C_a acting on the consumed power is
15 generated on the left of the first blue address electrode line A_{B1} , one capacitance C_a acting on the
16 consumed power is generated on the right of the second red address electrode line A_{R2} , and one
17 capacitance C_a acting on the consumed power is generated on the left of the second blue address
18 electrode line A_{B2} . In other words, the number of display cells to be turned off in adjacency of the
19 display cells to be turned on is 4.

[0086] Referring to FIG. 11C, with respect to the first XY-electrode line pair X_1Y_1 , six display cells are turned on by the six address electrode lines A_{R1} through A_{B2} . Thus, six capacitances $6C_x$ acting on a consumed power are generated among the six address electrode lines A_{R1} through A_{B2} and the first XY-electrode line pair X_1Y_1 . In FIG. 11C, there is no display cell to be turned off in adjacency of the six display cells to be turned on.

[0087] According to the method described above with respect to FIGS. 11A through 11C, the number of display cells to be turned on can be counted with respect to each of the XY-electrode line pairs X_1Y_1 through X_nY_n of a subfield to be displayed, and the number of display cells to be turned off in adjacency of the display cells to be turned on can also be counted.

[0088] Next, the number of display cells to be turned on and the number of display cells to be turned off in adjacency of the display cells to be turned on are added up. Next, when the result of the addition exceeds a predetermined reference value, the power recovery circuit 63b is not operated.

[0089] Here, when it is assumed that the sum of the numbers of display cells to be turned on with respect to all of the XY-electrode line pairs of the subfield is $n7 \cdot C_x$, a coefficient of the sum $n7 \cdot C_x$ is "c", the sum of the numbers of display cells to be turned off in adjacency of the display cells to be turned on is $n8 \cdot C_a$, and a coefficient of the sum $n8 \cdot C_a$ is "d", an addressing power P_{AS} in the subfield during operation of the power recovery circuit 63b can be calculated using Formula

(2).

$$P_{AS} = c \cdot n7 \cdot C_x + d \cdot n8 \cdot C_a \quad \dots(2)$$

[0090] Referring to FIG. 13, it can be inferred that the predetermined reference value in the second embodiment is the minimum value of the second address load factor AL2.

[0091] In a third embodiment of the present invention, under the condition that the operation or non-operation of the power recovery circuit 63b is controlled for each XY-electrode line pair in accordance with the display data of an XY-electrode line pair to be scanned first and the display data of an XY-electrode line pair to be scanned next, an addressing power during the non-operation of the power recovery circuit 63b is predicted, and the power recovery circuit 63b is operated when the addressing power exceeds a predetermined reference value.

[0092] A method of predicting the addressing power has been described above, and thus a description thereof will be omitted. Briefly, when it is assumed that a line data variation with respect to each XY-electrode line pair is $n1 \cdot C_x$, a coefficient of the line data variation $n1 \cdot C_x$ is "a", a cell data variation with respect to the XY-electrode line pair is $n2 \cdot C_a$, and a coefficient of the cell data variation $n2 \cdot C_a$ is "b", an addressing power P_{ALN} between lines during the non-operation of the power recovery circuit 63b can be calculated using Formula (3).

$$P_{ALN} = a \cdot n1 \cdot C_x + b \cdot n2 \cdot C_a \quad \dots(3)$$

[0093] In a fourth embodiment of the present invention, under the condition that the operation or non-operation of the power recovery circuit 63b is controlled for each XY-electrode line pair in accordance with the display data of an XY-electrode line pair to be scanned first and the display data of an XY-electrode line pair to be scanned next, an addressing power during the operation of the power recovery circuit 63b is predicted, and the power recovery circuit 63b is not operated when the addressing power exceeds a predetermined reference value.

[0094] A method of predicting the addressing power has been described above, and thus a description thereof will be omitted. Briefly, when it is assumed that the number of display cells to be turned on with respect to each XY-electrode line pair is $n5 \cdot C_x$, a coefficient of the number $n5 \cdot C_x$ is “c”, the number of display cells to be turned off in adjacency of the display cells to be turned on is $n6 \cdot C_a$, and a coefficient of the number $n6 \cdot C_a$ is “d”, an addressing power P_{AL} between lines during the operation of the power recovery circuit 63b can be calculated using Formula (4).

$$P_{AL} = c \cdot n5 \cdot C_x + d \cdot n6 \cdot C_a \quad \dots(4)$$

[0095] In a fifth embodiment of the present invention, under the condition that a screen area is divided into a first address electrode line group and a second address electrode line group to independently drive the groups and that the operation or non-operation of the power recovery

circuit 63b is controlled for each subfield in accordance with display data signals of the subfield, an addressing power during the non-operation of the power recovery circuit 63b is predicted, and the power recovery circuit 63b is operated when the addressing power exceeds a predetermined reference value. The following description concerns a driving method for realizing this operation.

[0096] Referring to FIGS. 1, 5, and 6, the address electrode lines AR1 through ABm are classified into the first address electrode line group and the second address electrode line group. The address driver 63 includes at least first and second address sub-drivers so that the first address sub-driver drives the first address electrode line group and the second address sub-driver drives the second address electrode line group. The power recovery circuit 63b includes first and second power recovery sub-circuits. The output of the first power recovery sub-circuit is connected to a power supply voltage line of the first address sub-driver, and the output of the second power recovery sub-circuit is connected to a power supply voltage line of the second address sub-driver. Here, a method of predicting the addressing power has been described above, and thus a description thereof will be omitted.

[0097] In a sixth embodiment of the present invention, under the condition that a screen area is divided into a first address electrode line group and a second address electrode line group to independently drive the groups and that the operation or non-operation of the power recovery circuit 63b is controlled for each XY-electrode line pair in accordance with the display data signals of the XY-electrode line pair, an addressing power during the non-operation of the power recovery

1 circuit 63b is predicted, and the power recovery circuit 63b is operated when the addressing power
2 exceeds a predetermined reference value. Here, a method of predicting the addressing power has
3 been described above, and thus a description thereof will be omitted.

4 **[0098]** In a seventh embodiment of the present invention, under the condition that a screen area
5 is divided into a first address electrode line group and a second address electrode line group to
6 independently drive the groups and that the operation or non-operation of the power recovery
7 circuit 63b is controlled for each subfield in accordance with display data signals of the subfield,
8 an addressing power during the operation of the power recovery circuit 63b is predicted, and the
9 power recovery circuit 63b is not operated when the addressing power exceeds a predetermined
10 reference value. Here, a method of predicting the addressing power has been described above, and
11 thus a description thereof will be omitted.

12 **[0099]** In an eighth embodiment of the present invention, under the condition that a screen area
13 is divided into a first address electrode line group and a second address electrode line group to
14 independently drive the groups and that the operation or non-operation of the power recovery
15 circuit 63b is controlled for each XY-electrode line pair in accordance with the display data signals
16 of the XY-electrode line pair, an addressing power during the operation of the power recovery
17 circuit 63b is predicted, and the power recovery circuit 63b is not operated when the addressing
18 power exceeds a predetermined reference value. Here, a method of predicting the addressing
19 power has been described above, and thus a description thereof will be omitted.

1 **[0100]** As described above, in a method of driving a 3-electrode plasma display apparatus
2 according to the present invention, the operation or non-operation of a power recovery circuit is
3 controlled in accordance with display data signals applied to address electrode lines so that the
4 characteristics of video data are adaptively reflected. Consequently, generation of unnecessary
5 addressing power can be prevented.

6 **[0101]** The foregoing paragraphs describe the details of the present invention as it relates to a
7 method of driving a 3-electrode plasma display apparatus, and more particularly, to a method of
8 surface discharge type 3-electrode plasma display apparatus in which X- and Y-electrode lines
9 alternate in parallel so as to form XY-electrode line pairs and display cells are defined at
10 intersections between the XY-electrode line pairs and address electrode lines orthogonal to the
11 XY-electrode line pairs.

12 **[0102]** While the present invention has been illustrated by the description of embodiments
13 thereof, and while the embodiments have been described in considerable detail, it is not the
14 intention of the applicant to restrict or in any way limit the scope of the appended claims to such
15 detail. Additional advantages and modifications will readily appear to those skilled in the art.
16 Therefore, the invention in its broader aspects is not limited to the specific details, representative
17 apparatus and method, and illustrative examples shown and described. Accordingly, departures
18 may be made from such details without departing from the spirit and scope of the applicant's
19 general inventive concept. The present invention is not restricted to the above-described

1 embodiments, and it will be apparent that various changes can be made by those skilled in the art
2 without departing from the spirit of the invention.